PCI Express Transmission Discussion About Architecture Design For A Neural Spike-Based Data Reduction Platform
The PCIe transmission using Xillybus IPcore was relatively a straightforward solution for the transmission from the FPGA to the host PC. The Xillybus IPcore provides the necessary DMA-based design and the software driver to handle the data reception at the host. It...Discussion About Architecture Design For A Neural Spike-Based Data Reduction Platform
The research presented in this dissertation was motivated by a long term goal of monitoring the electrical activity of thousands of neurons, in an effort to decipher the brain activity. Recording thousands of neural signals may provide some insight in what Santiago...Testing The Integration of Twenty Spike-Detection Units with PCIe Transmission
In Testing Data Transmission using Real Data Recordings the PCIe data transmission was tested using real neuronal recordings from 2550 channels. The spike times were stored on BRAMs and a model was designed to mimic the Spike Detection Unit function. The design...Testing Data Transmission using Real Data Recordings
After testing the data transmission from FPGA to the host, using continuous incrementing counter data, it was desirable to evaluate the data transmission and queue depths needed when the system is handling real neuronal firing rates on hardware. As the spike detection...Xillybus IP core Implementation
The Xillybus IP core was implemented on a Virtex-5 FPGA on a Xilinx xupv5lx110t board. The core ports were connected to ChipScope integrated logic analyzer for on-chip testing. Before integrating the Xillybus IP core into the spike-based data reduction platform, its...Hardware Implementation And System Evaluation of Spike-Based Data Reduction Platform
This chapter details the hardware implementation of the platform design, and how the testing of each building block was performed. The spike detection processing modules were designed using Verilog HDL code. They were simulated using Xilinx® ISim for functional...Simulation Results of Transmitting the APs from the Output Buffers to a Host PC
The simulation results of the neuronal firing data transmission model show that the bursting and super-bursting times present the most critical intervals for the system. In BMI applications, for example the queuing-based transmission delay must fall below 10...Spike Detection Units and Setup
Integration of Several Spike Detection Units: The total number of channels to be processed is reconfigurable. According to the neural signal processing algorithm used, the longest process applied after sample reading was to copy the first 16 samples of an AP. This...Platform Designing of Spike-Based Data
System Overview: The Neural Spike Detection platform receives time division multiplexed serial samples from a high number of neural recording channels at the multi gigabit receiver port of the FPGA. The receiver performs deserialization of the data and ensures correct...Future of Recording Channels
1.1 Increasing the number of Recording Channels: More is Different – The behavior of large and complex aggregates of elementary particles, it turns out, is not to be understood in terms of a simple extrapolation of the properties of a few particles. Instead at...Introduction of Neural Recording Channels
Information processing in the brain is carried out by large groups of interconnected neurons. Neurons are the cells responsible for encoding, transmitting, and integrating signals originating inside or outside the nervous system. The transmission of information within...Support Vector Machine for Speech Recognition
LPC coefficients for three different isolated words are collected.
Troubleshooting and online tutorials
