Signal Processing

New Topic

3049 topics

Page 68 of 122
- Jump to page:
Previous
1
…
66
67
68
69
70
…
122
Next

Topics

Replies

Views

Last post

Scalar inputs are not supported. Use Multiply-Add block for this operation instead.

Last post by mamorani « Fri Mar 12, 2021 2:31 pm

by mamorani » Fri Mar 12, 2021 2:31 pm

0 Replies

237 Views

Last post by mamorani
Fri Mar 12, 2021 2:31 pm
DSP mapping may not occur for inputs with differing fixed point types

Last post by mamorani « Fri Mar 12, 2021 2:31 pm

by mamorani » Fri Mar 12, 2021 2:31 pm

0 Replies

230 Views

Last post by mamorani
Fri Mar 12, 2021 2:31 pm
DSP mapping may not occur for floating-point inputs.

Last post by mamorani « Fri Mar 12, 2021 2:30 pm

by mamorani » Fri Mar 12, 2021 2:30 pm

0 Replies

233 Views

Last post by mamorani
Fri Mar 12, 2021 2:30 pm
The model has a ResetType setting that may be incompatible for DSP mapping in Altera boards. Set the ResetType model pro

Last post by mamorani « Fri Mar 12, 2021 2:30 pm

by mamorani » Fri Mar 12, 2021 2:30 pm

0 Replies

252 Views

Last post by mamorani
Fri Mar 12, 2021 2:30 pm
Only one output port is supported in this block for target-specific code generation

Last post by mamorani « Fri Mar 12, 2021 2:30 pm

by mamorani » Fri Mar 12, 2021 2:30 pm

0 Replies

235 Views

Last post by mamorani
Fri Mar 12, 2021 2:30 pm
Multicycle path generation is not supported in a design containing a Model Reference HDL implementation

Last post by mamorani « Fri Mar 12, 2021 2:29 pm

by mamorani » Fri Mar 12, 2021 2:29 pm

0 Replies

249 Views

Last post by mamorani
Fri Mar 12, 2021 2:29 pm
Multiple clocks are specified along with MinimizeClockEnables, and HDL test bench generation has been requested. This is

Last post by mamorani « Fri Mar 12, 2021 2:29 pm

by mamorani » Fri Mar 12, 2021 2:29 pm

0 Replies

269 Views

Last post by mamorani
Fri Mar 12, 2021 2:29 pm
Reference model can not inherit different rates for HDL code generation, but the one referred by the following Model blo

Last post by mamorani « Fri Mar 12, 2021 2:29 pm

by mamorani » Fri Mar 12, 2021 2:29 pm

0 Replies

207 Views

Last post by mamorani
Fri Mar 12, 2021 2:29 pm
Protected model referenced at top-level DUT is unsupported for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 2:28 pm

by mamorani » Fri Mar 12, 2021 2:28 pm

0 Replies

242 Views

Last post by mamorani
Fri Mar 12, 2021 2:28 pm
Model blocks can not reference protected models for HDL code generation.

Last post by mamorani « Fri Mar 12, 2021 2:28 pm

by mamorani » Fri Mar 12, 2021 2:28 pm

0 Replies

213 Views

Last post by mamorani
Fri Mar 12, 2021 2:28 pm
All Model blocks in a design hierarchy that refer to the same model must have identical HDL Block Properties. Blocks ''

Last post by mamorani « Fri Mar 12, 2021 2:27 pm

by mamorani » Fri Mar 12, 2021 2:27 pm

0 Replies

223 Views

Last post by mamorani
Fri Mar 12, 2021 2:27 pm
IP Core Generation workflow targeting VHDL language is not supported in a design containing a Model Reference HDL implem

Last post by mamorani « Fri Mar 12, 2021 2:27 pm

by mamorani » Fri Mar 12, 2021 2:27 pm

0 Replies

232 Views

Last post by mamorani
Fri Mar 12, 2021 2:27 pm
Hierarchical Distributed Pipelining cannot be used in a design containing a ModelReference block. Hierarchical Distribut

Last post by mamorani « Fri Mar 12, 2021 2:27 pm

by mamorani » Fri Mar 12, 2021 2:27 pm

0 Replies

208 Views

Last post by mamorani
Fri Mar 12, 2021 2:27 pm
Protected model cannot be created for a model having another protected model reference present in it

Last post by mamorani « Fri Mar 12, 2021 2:26 pm

by mamorani » Fri Mar 12, 2021 2:26 pm

0 Replies

218 Views

Last post by mamorani
Fri Mar 12, 2021 2:26 pm
To generate HDL code for a model argument value in a Model block, the model argument value must be used as a Gain or Con

Last post by mamorani « Fri Mar 12, 2021 2:26 pm

by mamorani » Fri Mar 12, 2021 2:26 pm

0 Replies

221 Views

Last post by mamorani
Fri Mar 12, 2021 2:26 pm
Model Argument value not supported. Only constant numerics or Workspace Model arguments can be used as generic values

Last post by mamorani « Fri Mar 12, 2021 2:26 pm

by mamorani » Fri Mar 12, 2021 2:26 pm

0 Replies

199 Views

Last post by mamorani
Fri Mar 12, 2021 2:26 pm
Description text in the Model Properties of '' contains one or more non-ASCII characters. Non-ASCII characters in gener

Last post by mamorani « Fri Mar 12, 2021 2:25 pm

by mamorani » Fri Mar 12, 2021 2:25 pm

0 Replies

197 Views

Last post by mamorani
Fri Mar 12, 2021 2:25 pm
The min/max block does not support different input datatypes

Last post by mamorani « Fri Mar 12, 2021 2:25 pm

by mamorani » Fri Mar 12, 2021 2:25 pm

0 Replies

193 Views

Last post by mamorani
Fri Mar 12, 2021 2:25 pm
The Memory block is supported only if the ''Inherit Sample Time'' property is checked and neither the input nor the outp

Last post by mamorani « Fri Mar 12, 2021 2:24 pm

by mamorani » Fri Mar 12, 2021 2:24 pm

0 Replies

226 Views

Last post by mamorani
Fri Mar 12, 2021 2:24 pm
Port of model is a vector or matrix port, which must be scalarized when on a Model Reference interface for VHDL code ge

Last post by mamorani « Fri Mar 12, 2021 2:24 pm

by mamorani » Fri Mar 12, 2021 2:24 pm

0 Replies

201 Views

Last post by mamorani
Fri Mar 12, 2021 2:24 pm
Port ' of model is of Enumerated type, which is not supported on a Model Reference interface for VHDL code generation

Last post by mamorani « Fri Mar 12, 2021 2:24 pm

by mamorani » Fri Mar 12, 2021 2:24 pm

0 Replies

241 Views

Last post by mamorani
Fri Mar 12, 2021 2:24 pm
Testpoint signals with matrix types are unsupported for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 2:23 pm

by mamorani » Fri Mar 12, 2021 2:23 pm

0 Replies

196 Views

Last post by mamorani
Fri Mar 12, 2021 2:23 pm
Math Function does not support complex data type.

Last post by mamorani « Fri Mar 12, 2021 2:23 pm

by mamorani » Fri Mar 12, 2021 2:23 pm

0 Replies

182 Views

Last post by mamorani
Fri Mar 12, 2021 2:23 pm
Masked subsystems are not supported as a non-top level DUT subsystem for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 2:23 pm

by mamorani » Fri Mar 12, 2021 2:23 pm

0 Replies

199 Views

Last post by mamorani
Fri Mar 12, 2021 2:23 pm
Logic signals must be implemented as boolean for HDL code generation. Select ''Implement logic signals as Boolean data (

Last post by mamorani « Fri Mar 12, 2021 1:47 pm

by mamorani » Fri Mar 12, 2021 1:47 pm

0 Replies

233 Views

Last post by mamorani
Fri Mar 12, 2021 1:47 pm

New Topic

3049 topics

Page 68 of 122
- Jump to page:
Previous
1
…
66
67
68
69
70
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 1 guest

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum