Port of model is a vector or matrix port, which must be scalarized when on a Model Reference interface for VHDL code ge

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:

Port of model is a vector or matrix port, which must be scalarized when on a Model Reference interface for VHDL code ge

Post by mamorani »

Port of model is a vector or matrix port, which must be scalarized when on a Model Reference interface for VHDL code generation. Set the ''Scalarize ports'' HDL coding style parameter to ''on'' to generate code for this model.

validate
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 17 guests