Multiple clocks are specified along with MinimizeClockEnables, and HDL test bench generation has been requested. This is

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

Multiple clocks are specified along with MinimizeClockEnables, and HDL test bench generation has been requested. This is

Post by mamorani »

Multiple clocks are specified along with MinimizeClockEnables, and HDL test bench generation has been requested. This is not recommended. You may need to adjust the value for ''TestBenchClockEnableDelay'' for best results
validate
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 14 guests