Port ' of model is of Enumerated type, which is not supported on a Model Reference interface for VHDL code generation

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

Port ' of model is of Enumerated type, which is not supported on a Model Reference interface for VHDL code generation

Post by mamorani »

Port ' of model is of Enumerated type, which is not supported on a Model Reference interface for VHDL code generation

validate
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 15 guests