Vector port is not currently supported for FPGA-in-the-Loop. Set as "on" or "DUTLevel" in task , and then re-generate

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

Vector port is not currently supported for FPGA-in-the-Loop. Set as "on" or "DUTLevel" in task , and then re-generate

Post by mamorani »

Vector port is not currently supported for FPGA-in-the-Loop. Set as "on" or "DUTLevel" in task , and then re-generate code


hdldialog
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 24 guests