SystemVerilog DPI testbench does not support multiple clocks. To avoid this error, change HDL code generation option "cl

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

SystemVerilog DPI testbench does not support multiple clocks. To avoid this error, change HDL code generation option "cl

Post by mamorani »

SystemVerilog DPI testbench does not support multiple clocks. To avoid this error, change HDL code generation option "clock input" to "single

GenerateSVDPITestbench
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 1 guest