Signal Processing

New Topic

3049 topics

Page 61 of 122
- Jump to page:
Previous
1
…
59
60
61
62
63
…
122
Next

Topics

Replies

Views

Last post

This block is supported only in native floating-point mode.

Last post by mamorani « Fri Mar 12, 2021 5:17 pm

by mamorani » Fri Mar 12, 2021 5:17 pm

0 Replies

339 Views

Last post by mamorani
Fri Mar 12, 2021 5:17 pm
Newton implementation of rSqrt function is not supported in native floating-point mode. For HDL code generation in nativ

Last post by mamorani « Fri Mar 12, 2021 5:17 pm

by mamorani » Fri Mar 12, 2021 5:17 pm

0 Replies

244 Views

Last post by mamorani
Fri Mar 12, 2021 5:17 pm
Please use Math Function ''Reciprocal'' block for better numerical accuracy and better hardware implementation in terms

Last post by mamorani « Fri Mar 12, 2021 5:16 pm

by mamorani » Fri Mar 12, 2021 5:16 pm

0 Replies

238 Views

Last post by mamorani
Fri Mar 12, 2021 5:16 pm
In native floating-point mode, only ''ReciprocalNewtonSingleRate'' architecture supported for the reciprocal block. Usin

Last post by mamorani « Fri Mar 12, 2021 5:16 pm

by mamorani » Fri Mar 12, 2021 5:16 pm

0 Replies

269 Views

Last post by mamorani
Fri Mar 12, 2021 5:16 pm
Matrix multiplication is not supported in native-floating point mode.

Last post by mamorani « Fri Mar 12, 2021 5:16 pm

by mamorani » Fri Mar 12, 2021 5:16 pm

0 Replies

262 Views

Last post by mamorani
Fri Mar 12, 2021 5:16 pm
The implementation architecture must be set to ''SqrtFunction'' or ''SqrtTargetLibrary'' for target-specific code genera

Last post by mamorani « Fri Mar 12, 2021 5:15 pm

by mamorani » Fri Mar 12, 2021 5:15 pm

0 Replies

226 Views

Last post by mamorani
Fri Mar 12, 2021 5:15 pm
Sqrt function input data type over the limit of maximum supportable input data bit width of SqrtNewtonSingleRate impleme

Last post by mamorani « Fri Mar 12, 2021 5:15 pm

by mamorani » Fri Mar 12, 2021 5:15 pm

0 Replies

215 Views

Last post by mamorani
Fri Mar 12, 2021 5:15 pm
SquareRoot Newton implementation does not allow Constant(Inf) input sample time

Last post by mamorani « Fri Mar 12, 2021 5:14 pm

by mamorani » Fri Mar 12, 2021 5:14 pm

0 Replies

246 Views

Last post by mamorani
Fri Mar 12, 2021 5:14 pm
Product block with ''Number of inputs'' block parameter set to (//) is not supported for HDL code generation. For floati

Last post by mamorani « Fri Mar 12, 2021 5:14 pm

by mamorani » Fri Mar 12, 2021 5:14 pm

0 Replies

304 Views

Last post by mamorani
Fri Mar 12, 2021 5:14 pm
Inputs and output to the Multi Port Switch block must either be all complex or all real.Inputs and output to the Multi P

Last post by mamorani « Fri Mar 12, 2021 5:13 pm

by mamorani » Fri Mar 12, 2021 5:13 pm

0 Replies

263 Views

Last post by mamorani
Fri Mar 12, 2021 5:13 pm
hdlgainblock cannot handle mixed input and parameter floating point and non-floating point datatypes

Last post by mamorani « Fri Mar 12, 2021 5:13 pm

by mamorani » Fri Mar 12, 2021 5:13 pm

0 Replies

289 Views

Last post by mamorani
Fri Mar 12, 2021 5:13 pm
All data inputs to the Multi Port Switch block must be of the same dimension.

Last post by mamorani « Fri Mar 12, 2021 5:12 pm

by mamorani » Fri Mar 12, 2021 5:12 pm

0 Replies

276 Views

Last post by mamorani
Fri Mar 12, 2021 5:12 pm
Unhandled mixed floating and fixed point data types at ports of block in floating point mode.

Last post by mamorani « Fri Mar 12, 2021 5:12 pm

by mamorani » Fri Mar 12, 2021 5:12 pm

0 Replies

290 Views

Last post by mamorani
Fri Mar 12, 2021 5:12 pm
All ports of an enabled/triggered subsystem must have the same sample rate for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 5:11 pm

by mamorani » Fri Mar 12, 2021 5:11 pm

0 Replies

405 Views

Last post by mamorani
Fri Mar 12, 2021 5:11 pm
Matrices are not supported on selector block for HDL code generation.

Last post by mamorani « Fri Mar 12, 2021 5:11 pm

by mamorani » Fri Mar 12, 2021 5:11 pm

0 Replies

277 Views

Last post by mamorani
Fri Mar 12, 2021 5:11 pm
Lookup table specification of breakpoints must be set to ''Dialog'' for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 5:10 pm

by mamorani » Fri Mar 12, 2021 5:10 pm

0 Replies

283 Views

Last post by mamorani
Fri Mar 12, 2021 5:10 pm
Lookup table input width is limited to 32 bits for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 5:09 pm

by mamorani » Fri Mar 12, 2021 5:09 pm

0 Replies

301 Views

Last post by mamorani
Fri Mar 12, 2021 5:09 pm
The implementation architecture must be set to ''Math'' for target-specific code generation

Last post by mamorani « Fri Mar 12, 2021 5:09 pm

by mamorani » Fri Mar 12, 2021 5:09 pm

0 Replies

276 Views

Last post by mamorani
Fri Mar 12, 2021 5:09 pm
Intermediate results'' data type must be set to on the Lookup Table (n-D) for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 5:08 pm

by mamorani » Fri Mar 12, 2021 5:08 pm

0 Replies

282 Views

Last post by mamorani
Fri Mar 12, 2021 5:08 pm
Threshold setting and input signal must be of equal size for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 5:08 pm

by mamorani » Fri Mar 12, 2021 5:08 pm

0 Replies

281 Views

Last post by mamorani
Fri Mar 12, 2021 5:08 pm
The full input range (2^input_wordlen) of Lookup Tables blocks should be covered for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 5:07 pm

by mamorani » Fri Mar 12, 2021 5:07 pm

0 Replies

278 Views

Last post by mamorani
Fri Mar 12, 2021 5:07 pm
Verilog testbench generation is not supported in the presence of ''Bidirectional'' ports.

Last post by mamorani « Fri Mar 12, 2021 5:06 pm

by mamorani » Fri Mar 12, 2021 5:06 pm

0 Replies

258 Views

Last post by mamorani
Fri Mar 12, 2021 5:06 pm
Data types ''single''/''double'' are not supported for ports marked as ''Bidirectional'' ports.

Last post by mamorani « Fri Mar 12, 2021 5:06 pm

by mamorani » Fri Mar 12, 2021 5:06 pm

0 Replies

278 Views

Last post by mamorani
Fri Mar 12, 2021 5:06 pm
'Bidirectional'' ports of a Black Box subsystem must be routed to DUT without any logic on the intermediate signals.

Last post by mamorani « Fri Mar 12, 2021 5:06 pm

by mamorani » Fri Mar 12, 2021 5:06 pm

0 Replies

275 Views

Last post by mamorani
Fri Mar 12, 2021 5:06 pm
HDL code generation is not supported for RAM blocks when they are in an enabled or triggered subsystem and the ''RAMArch

Last post by mamorani « Fri Mar 12, 2021 5:05 pm

by mamorani » Fri Mar 12, 2021 5:05 pm

0 Replies

291 Views

Last post by mamorani
Fri Mar 12, 2021 5:05 pm

New Topic

3049 topics

Page 61 of 122
- Jump to page:
Previous
1
…
59
60
61
62
63
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 2 guests

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum