Verilog testbench generation is not supported in the presence of ''Bidirectional'' ports.

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

Verilog testbench generation is not supported in the presence of ''Bidirectional'' ports.

Post by mamorani »

Verilog testbench generation is not supported in the presence of ''Bidirectional'' ports.
validate
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 14 guests