All ports of an enabled/triggered subsystem must have the same sample rate for HDL code generation
validate
All ports of an enabled/triggered subsystem must have the same sample rate for HDL code generation
Who is online
Users browsing this forum: No registered users and 16 guests