VHDL entity and architecture are written to separate files.

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

VHDL entity and architecture are written to separate files.

Post by mamorani »

VHDL entity and architecture are written to separate files.
hdlmodelchecker
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 3 guests