The frequency of clock wired to the clock input of generated HDL design. This is also the output clock frequency of cloc

[mamorani]

The frequency of clock wired to the clock input of generated HDL design. This is also the output clock frequency of clock module


hdldialog