HDL code generation option "Use trigger signal as clock" is not supported. Turn it off in configuration parameters.
GenerateSVDPITestbench
HDL code generation option "Use trigger signal as clock" is not supported. Turn it off in configuration parameters.
Who is online
Users browsing this forum: No registered users and 1 guest
