The AXI Master data widths for the read and write channels must match.
interface
The AXI Master data widths for the read and write channels must match.
Who is online
Users browsing this forum: No registered users and 17 guests