The HDL Coder setting "No-reset registers initialization" is set to "Generate an external script". This might cause mism

[mamorani]

The HDL Coder setting "No-reset registers initialization" is set to "Generate an external script". This might cause mismatch in the generated FPGA-in-the-Loop test bench, if those registers have none-zero initialization value. For FPGA development tools to generate the correct power-up value

workflow