The ''AddClockEnablePort'' parameter will be removed in the future. To control RAM inference during synthesis, use the '

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

The ''AddClockEnablePort'' parameter will be removed in the future. To control RAM inference during synthesis, use the '

Post by mamorani »

The ''AddClockEnablePort'' parameter will be removed in the future. To control RAM inference during synthesis, use the ''RAMArchitecture'' parameter instead
validate
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 17 guests