The Reset Port block is only supported for HDL Code generation when in a Synchronous subsystem. To correct this issue, a

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

The Reset Port block is only supported for HDL Code generation when in a Synchronous subsystem. To correct this issue, a

Post by mamorani »

The Reset Port block is only supported for HDL Code generation when in a Synchronous subsystem. To correct this issue, add a State Control block in Synchronous mode at or above the Reset Port block.
validate
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 13 guests