Simulating the generated HDL testbench is not supported for the ' workflow. Please use ''Generic ASIC/FPGA'' instead.

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

Simulating the generated HDL testbench is not supported for the ' workflow. Please use ''Generic ASIC/FPGA'' instead.

Post by mamorani »

Simulating the generated HDL testbench is not supported for the ' workflow. Please use ''Generic ASIC/FPGA'' instead.

matlabhdlcoder
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 16 guests