This multi-rate design has a high delay balancing latency of cycles, which is undesirable for HDL Code generation. Plea

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:

This multi-rate design has a high delay balancing latency of cycles, which is undesirable for HDL Code generation. Plea

Post by mamorani »

This multi-rate design has a high delay balancing latency of cycles, which is undesirable for HDL Code generation. Please refer to 'hdlcoder_multirate_delaybalancing_tutorial' demo

hdlcoderdemos
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 12 guests