vcom" or "vlog" is required to compile target-specific codes, while the compile command for VHDL or Verilog seems using

[mamorani]

vcom" or "vlog" is required to compile target-specific codes, while the compile command for VHDL or Verilog seems using something else. The compile and/or simulation scripts may not work properly.

hdlshared