Found Inport at the root-level of the generated model. Input port is not supported by SystemVerilog DPI testbench

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

Found Inport at the root-level of the generated model. Input port is not supported by SystemVerilog DPI testbench

Post by mamorani »

Found Inport at the root-level of the generated model. Input port is not supported by SystemVerilog DPI testbench
GenerateSVDPITestbench
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 1 guest