HDL Verifier assertion blocks have been optimized out, in order to generate code for these blocks please set ''BlockRedu

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

HDL Verifier assertion blocks have been optimized out, in order to generate code for these blocks please set ''BlockRedu

Post by mamorani »

HDL Verifier assertion blocks have been optimized out, in order to generate code for these blocks please set ''BlockReduction'' to ''off'



DPIG
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 1 guest