Unable to generate test bench for SystemVerilog DPI component. You can disable test bench generation by unchecking "Gene

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:

Unable to generate test bench for SystemVerilog DPI component. You can disable test bench generation by unchecking "Gene

Post by mamorani »

Unable to generate test bench for SystemVerilog DPI component. You can disable test bench generation by unchecking "Generate Test Bench" option in "Code Generation -> SystemVerilog DPI" tab of the Configuration Parameters dialog



DemoSupport
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 1 guest