In order to work with Xilinx System Generator for DSP, "Drive clock enable at" must be set to "Dut base rate"

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

In order to work with Xilinx System Generator for DSP, "Drive clock enable at" must be set to "Dut base rate"

Post by mamorani »

In order to work with Xilinx System Generator for DSP, "Drive clock enable at" must be set to "Dut base rate"

matlabhdlcoder
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 13 guests