Rate mismatch at the output of Rate Transition block connected to port Change the output sample time of '' to match the

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:

Rate mismatch at the output of Rate Transition block connected to port Change the output sample time of '' to match the

Post by mamorani »

Rate mismatch at the output of Rate Transition block connected to port Change the output sample time of '' to match the output rate for all other Serializer1D blocks connected to AXI4-Stream interface ports


hdlstreaming
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 8 guests