Signal Processing

New Topic

3049 topics

Page 87 of 122
- Jump to page:
Previous
1
…
85
86
87
88
89
…
122
Next

Topics

Replies

Views

Last post

Adaptive pipelining is not supported for upsample or rate change factor of less than or equal to 1.

Last post by mamorani « Thu Mar 11, 2021 12:02 pm

by mamorani » Thu Mar 11, 2021 12:02 pm

0 Replies

208 Views

Last post by mamorani
Thu Mar 11, 2021 12:02 pm
Adaptive pipelining is not supported for floating point operations.

Last post by mamorani « Thu Mar 11, 2021 11:57 am

by mamorani » Thu Mar 11, 2021 11:57 am

0 Replies

205 Views

Last post by mamorani
Thu Mar 11, 2021 11:57 am
Optimization options like resource sharing, input/output and variable pipelining, and RAM mapping are not supported for

Last post by mamorani « Thu Mar 11, 2021 12:01 am

by mamorani » Thu Mar 11, 2021 12:01 am

0 Replies

239 Views

Last post by mamorani
Thu Mar 11, 2021 12:01 am
Clock-rate pipelining not applied as no pipelining requested in this subsystem

Last post by mamorani « Thu Mar 11, 2021 12:01 am

by mamorani » Thu Mar 11, 2021 12:01 am

0 Replies

274 Views

Last post by mamorani
Thu Mar 11, 2021 12:01 am
Obstacle to clock-rate pipelining because the block is in a feedback loop

Last post by mamorani « Thu Mar 11, 2021 12:00 am

by mamorani » Thu Mar 11, 2021 12:00 am

0 Replies

234 Views

Last post by mamorani
Thu Mar 11, 2021 12:00 am
Design delay with non-zero initial condition results in an extra cycle latency and may lead to validation model failures

Last post by mamorani « Thu Mar 11, 2021 12:00 am

by mamorani » Thu Mar 11, 2021 12:00 am

0 Replies

216 Views

Last post by mamorani
Thu Mar 11, 2021 12:00 am
This model-reference block is inhibiting clock-rate pipelining. Consider converting it to a subsystem and then turn on F

Last post by mamorani « Thu Mar 11, 2021 12:00 am

by mamorani » Thu Mar 11, 2021 12:00 am

0 Replies

225 Views

Last post by mamorani
Thu Mar 11, 2021 12:00 am
MATLAB blocks and Stateflow charts can be clock-rate pipelined only if they are stateless. For MATLAB blocks, considerin

Last post by mamorani « Wed Mar 10, 2021 11:59 pm

by mamorani » Wed Mar 10, 2021 11:59 pm

0 Replies

230 Views

Last post by mamorani
Wed Mar 10, 2021 11:59 pm
This subsystem is inhibiting clock-rate pipelining. Consider turning on FlattenHierarchy option on it

Last post by mamorani « Wed Mar 10, 2021 11:59 pm

by mamorani » Wed Mar 10, 2021 11:59 pm

0 Replies

243 Views

Last post by mamorani
Wed Mar 10, 2021 11:59 pm
The following blocks set non-zero SharingFactor or StreamingFactor while MaxOversampling is set to 1 to enable constrain

Last post by mamorani « Wed Mar 10, 2021 11:58 pm

by mamorani » Wed Mar 10, 2021 11:58 pm

0 Replies

218 Views

Last post by mamorani
Wed Mar 10, 2021 11:58 pm
The following blocks enable ConstrainedOutputPipeline and constrained output pipeline may move delays:

Last post by mamorani « Wed Mar 10, 2021 11:58 pm

by mamorani » Wed Mar 10, 2021 11:58 pm

0 Replies

225 Views

Last post by mamorani
Wed Mar 10, 2021 11:58 pm
This vector multiplier-accumulate block cannot use ''Serial'' architecture, because it introduces additional latency in

Last post by mamorani « Wed Mar 10, 2021 11:57 pm

by mamorani » Wed Mar 10, 2021 11:57 pm

0 Replies

219 Views

Last post by mamorani
Wed Mar 10, 2021 11:57 pm
Only ''Xilinx Vivado'' and ''Xilinx ISE'' are supported by hdlcoder.optimizeDesign. But SynthesisTool is set to

Last post by mamorani « Wed Mar 10, 2021 11:57 pm

by mamorani » Wed Mar 10, 2021 11:57 pm

0 Replies

230 Views

Last post by mamorani
Wed Mar 10, 2021 11:57 pm
The latency budget is too small to perform resource sharing and/or streaming. Consider increasing the MaxComputationLate

Last post by mamorani « Wed Mar 10, 2021 11:56 pm

by mamorani » Wed Mar 10, 2021 11:56 pm

0 Replies

202 Views

Last post by mamorani
Wed Mar 10, 2021 11:56 pm
The design has registers with no reset, and the Minimize Clock Enable option is turned on. This can cause registers to a

Last post by mamorani « Wed Mar 10, 2021 11:56 pm

by mamorani » Wed Mar 10, 2021 11:56 pm

0 Replies

193 Views

Last post by mamorani
Wed Mar 10, 2021 11:56 pm
A Stateflow chart or MATLAB block with persistent state found inside clock-rate partition. Consider modeling the persist

Last post by mamorani « Wed Mar 10, 2021 11:55 pm

by mamorani » Wed Mar 10, 2021 11:55 pm

0 Replies

226 Views

Last post by mamorani
Wed Mar 10, 2021 11:55 pm
Because sets on DistributedPipelining, hdlcoder.optimizeDesign may result in sub-optimal result. It is recommended to r

Last post by mamorani « Wed Mar 10, 2021 11:55 pm

by mamorani » Wed Mar 10, 2021 11:55 pm

0 Replies

224 Views

Last post by mamorani
Wed Mar 10, 2021 11:55 pm
No synthesis tool is available on system path to report supported devices. Please use hdlsetuptoolpath to setup synthesi

Last post by mamorani « Wed Mar 10, 2021 11:55 pm

by mamorani » Wed Mar 10, 2021 11:55 pm

0 Replies

195 Views

Last post by mamorani
Wed Mar 10, 2021 11:55 pm
Multiplier partitioning did not occur for product block because the bitwidths of the inputs are less than or equal to th

Last post by mamorani « Wed Mar 10, 2021 11:54 pm

by mamorani » Wed Mar 10, 2021 11:54 pm

0 Replies

200 Views

Last post by mamorani
Wed Mar 10, 2021 11:54 pm
Cannot partition multipliers in the subsystem because an intermediate result for the multiplication overflows the maximu

Last post by mamorani « Wed Mar 10, 2021 11:54 pm

by mamorani » Wed Mar 10, 2021 11:54 pm

0 Replies

194 Views

Last post by mamorani
Wed Mar 10, 2021 11:54 pm
IterationLimit must be a positive scalar integer

Last post by mamorani « Wed Mar 10, 2021 11:53 pm

by mamorani » Wed Mar 10, 2021 11:53 pm

0 Replies

199 Views

Last post by mamorani
Wed Mar 10, 2021 11:53 pm
Archive must be a hdlcoder.OptimizationConfig.Archive type value, such as hdlcoder.OptimizationConfig.Archive.Verbose.

Last post by mamorani « Wed Mar 10, 2021 11:53 pm

by mamorani » Wed Mar 10, 2021 11:53 pm

0 Replies

200 Views

Last post by mamorani
Wed Mar 10, 2021 11:53 pm
nable to insert required number of pipeline registers because the block, is in a feedback path. Number of registers req

Last post by mamorani « Wed Mar 10, 2021 11:52 pm

by mamorani » Wed Mar 10, 2021 11:52 pm

0 Replies

274 Views

Last post by mamorani
Wed Mar 10, 2021 11:52 pm
Exiting because critical path cannot be further improved

Last post by mamorani « Wed Mar 10, 2021 11:51 pm

by mamorani » Wed Mar 10, 2021 11:51 pm

0 Replies

245 Views

Last post by mamorani
Wed Mar 10, 2021 11:51 pm
Unused block minimization will not be run when '' is turned ''on''

Last post by mamorani « Wed Mar 10, 2021 11:51 pm

by mamorani » Wed Mar 10, 2021 11:51 pm

0 Replies

172 Views

Last post by mamorani
Wed Mar 10, 2021 11:51 pm

New Topic

3049 topics

Page 87 of 122
- Jump to page:
Previous
1
…
85
86
87
88
89
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 17 guests

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum