Signal Processing

New Topic

3049 topics

Page 48 of 122
- Jump to page:
Previous
1
…
46
47
48
49
50
…
122
Next

Topics

Replies

Views

Last post

Bit-width must be specified for parameters with more than 32 bits

Last post by mamorani « Fri Mar 12, 2021 11:25 pm

by mamorani » Fri Mar 12, 2021 11:25 pm

0 Replies

173 Views

Last post by mamorani
Fri Mar 12, 2021 11:25 pm
Macros defined outside a module must not be used in the module

Last post by mamorani « Fri Mar 12, 2021 11:25 pm

by mamorani » Fri Mar 12, 2021 11:25 pm

0 Replies

165 Views

Last post by mamorani
Fri Mar 12, 2021 11:25 pm
Package and entity descriptions must not be mixed in same file

Last post by mamorani « Fri Mar 12, 2021 11:25 pm

by mamorani » Fri Mar 12, 2021 11:25 pm

0 Replies

215 Views

Last post by mamorani
Fri Mar 12, 2021 11:25 pm
Package file name should be followed by "pac.vhd

Last post by mamorani « Fri Mar 12, 2021 11:24 pm

by mamorani » Fri Mar 12, 2021 11:24 pm

0 Replies

187 Views

Last post by mamorani
Fri Mar 12, 2021 11:24 pm
Include files must have extensions that match ".h", ".vh",".inc", and ".h", ".inc", "ht", ".tsk" for testbench

Last post by mamorani « Fri Mar 12, 2021 11:24 pm

by mamorani » Fri Mar 12, 2021 11:24 pm

0 Replies

189 Views

Last post by mamorani
Fri Mar 12, 2021 11:24 pm
Define macro names should be between and characters long.

Last post by mamorani « Fri Mar 12, 2021 11:24 pm

by mamorani » Fri Mar 12, 2021 11:24 pm

0 Replies

128 Views

Last post by mamorani
Fri Mar 12, 2021 11:24 pm
Signal names, port names, parameter names, define names and function names should be between and characters in length

Last post by mamorani « Fri Mar 12, 2021 11:23 pm

by mamorani » Fri Mar 12, 2021 11:23 pm

0 Replies

181 Views

Last post by mamorani
Fri Mar 12, 2021 11:23 pm
Instance names including hierarchy should be less than or equal to 128 characters in length

Last post by mamorani « Fri Mar 12, 2021 11:22 pm

by mamorani » Fri Mar 12, 2021 11:22 pm

0 Replies

166 Views

Last post by mamorani
Fri Mar 12, 2021 11:22 pm
Entity names and instance names should be between and characters in length

Last post by mamorani « Fri Mar 12, 2021 11:22 pm

by mamorani » Fri Mar 12, 2021 11:22 pm

0 Replies

172 Views

Last post by mamorani
Fri Mar 12, 2021 11:22 pm
Module and Instance names should be between and characters in length

Last post by mamorani « Fri Mar 12, 2021 11:21 pm

by mamorani » Fri Mar 12, 2021 11:21 pm

0 Replies

170 Views

Last post by mamorani
Fri Mar 12, 2021 11:21 pm
Top-level port name should be less than or equal to 16 characters in length.

Last post by mamorani « Fri Mar 12, 2021 11:21 pm

by mamorani » Fri Mar 12, 2021 11:21 pm

0 Replies

186 Views

Last post by mamorani
Fri Mar 12, 2021 11:21 pm
Top-level module/entity and port names should be less than or equal to 16 characters in length and not be mixed-case

Last post by mamorani « Fri Mar 12, 2021 11:20 pm

by mamorani » Fri Mar 12, 2021 11:20 pm

0 Replies

256 Views

Last post by mamorani
Fri Mar 12, 2021 11:20 pm
Component name should be same as its corresponding entity name

Last post by mamorani « Fri Mar 12, 2021 11:20 pm

by mamorani » Fri Mar 12, 2021 11:20 pm

0 Replies

162 Views

Last post by mamorani
Fri Mar 12, 2021 11:20 pm
Primary port names or module names must not use '_' in the end and continuously.

Last post by mamorani « Fri Mar 12, 2021 11:20 pm

by mamorani » Fri Mar 12, 2021 11:20 pm

0 Replies

197 Views

Last post by mamorani
Fri Mar 12, 2021 11:20 pm
Do not use names that differ in case only, within the same scop

Last post by mamorani « Fri Mar 12, 2021 11:19 pm

by mamorani » Fri Mar 12, 2021 11:19 pm

0 Replies

224 Views

Last post by mamorani
Fri Mar 12, 2021 11:19 pm
Do not use names starting with VDD, VSS, VCC, GND or VREF

Last post by mamorani « Fri Mar 12, 2021 11:19 pm

by mamorani » Fri Mar 12, 2021 11:19 pm

0 Replies

181 Views

Last post by mamorani
Fri Mar 12, 2021 11:19 pm
Identifiers and names should follow recommended naming convention (1.A.A.2), and keywords in Verilog-HDL(IEEE1364), Syst

Last post by mamorani « Fri Mar 12, 2021 11:18 pm

by mamorani » Fri Mar 12, 2021 11:18 pm

0 Replies

187 Views

Last post by mamorani
Fri Mar 12, 2021 11:18 pm
Instance/Entity name should be different from those in the ASIC library

Last post by mamorani « Fri Mar 12, 2021 11:18 pm

by mamorani » Fri Mar 12, 2021 11:18 pm

0 Replies

143 Views

Last post by mamorani
Fri Mar 12, 2021 11:18 pm
Instance or module name must be different from the cell names of the ASIC library used

Last post by mamorani « Fri Mar 12, 2021 11:18 pm

by mamorani » Fri Mar 12, 2021 11:18 pm

0 Replies

178 Views

Last post by mamorani
Fri Mar 12, 2021 11:18 pm
File names containing entities should have the extension .vhd or .vhdl

Last post by mamorani « Fri Mar 12, 2021 11:17 pm

by mamorani » Fri Mar 12, 2021 11:17 pm

0 Replies

192 Views

Last post by mamorani
Fri Mar 12, 2021 11:17 pm
Source file name should be same as the name of the module in the file

Last post by mamorani « Fri Mar 12, 2021 11:17 pm

by mamorani » Fri Mar 12, 2021 11:17 pm

0 Replies

182 Views

Last post by mamorani
Fri Mar 12, 2021 11:17 pm
Guidelines for always/process construct that takes circuit structure in to account

Last post by mamorani « Fri Mar 12, 2021 11:17 pm

by mamorani » Fri Mar 12, 2021 11:17 pm

0 Replies

178 Views

Last post by mamorani
Fri Mar 12, 2021 11:17 pm
Guidelines for "Always" Constructs of Combinational Logic

Last post by mamorani « Fri Mar 12, 2021 11:16 pm

by mamorani » Fri Mar 12, 2021 11:16 pm

0 Replies

160 Views

Last post by mamorani
Fri Mar 12, 2021 11:16 pm
Entity and architecture are present in separate files

Last post by mamorani « Fri Mar 12, 2021 11:16 pm

by mamorani » Fri Mar 12, 2021 11:16 pm

0 Replies

195 Views

Last post by mamorani
Fri Mar 12, 2021 11:16 pm
'Rising_edge/falling_edge'' style for registers is used in the design.

Last post by mamorani « Fri Mar 12, 2021 11:10 pm

by mamorani » Fri Mar 12, 2021 11:10 pm

0 Replies

169 Views

Last post by mamorani
Fri Mar 12, 2021 11:10 pm

New Topic

3049 topics

Page 48 of 122
- Jump to page:
Previous
1
…
46
47
48
49
50
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 13 guests

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum