The frequency of clock wired to the clock input of generated HDL design. This is also the output clock frequency of cloc
Posted: Sun Mar 14, 2021 4:43 pm
The frequency of clock wired to the clock input of generated HDL design. This is also the output clock frequency of clock module
hdldialog
hdldialog