Vector port is not currently supported for FPGA-in-the-Loop. Set as "on" or "DUTLevel" in task , and then re-generate code


hdldialog