SystemVerilog DPI testbench does not support multiple clocks. To avoid this error, change HDL code generation option "clock input" to "single

GenerateSVDPITestbench