https://matlab1.com/forum/
Verilog input port must be scalar for this implementation
https://matlab1.com/forum/viewtopic.php?t=24718
Page
1
of
1
Verilog input port must be scalar for this implementation
Posted:
Fri Mar 12, 2021 8:22 pm
by
mamorani
Verilog input port must be scalar for this implementation
validate