Verilog input port must be scalar for this implementation

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:
Contact mamorani

Verilog input port must be scalar for this implementation

Post by mamorani »

Verilog input port must be scalar for this implementation

validate
Top
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: Semrush [Bot] and 11 guests