https://matlab1.com/forum/

All ports of an enabled/triggered subsystem must have the same sample rate for HDL code generation

https://matlab1.com/forum/viewtopic.php?t=24510

Page 1 of 1

All ports of an enabled/triggered subsystem must have the same sample rate for HDL code generation

Posted: Fri Mar 12, 2021 5:11 pm
by mamorani
All ports of an enabled/triggered subsystem must have the same sample rate for HDL code generation
validate
All times are UTC
Page 1 of 1

Powered by phpBB® Forum Software © phpBB Limited