The ''AddClockEnablePort'' parameter will be removed in the future. To control RAM inference during synthesis, use the '
Posted: Fri Mar 12, 2021 3:45 pm
The ''AddClockEnablePort'' parameter will be removed in the future. To control RAM inference during synthesis, use the ''RAMArchitecture'' parameter instead
validate
validate