• Port ' of model is of Enumerated type, which is not supported on a Model Reference interface for VHDL code generation

Posted: **Fri Mar 12, 2021 2:24 pm**

Port ' of model is of Enumerated type, which is not supported on a Model Reference interface for VHDL code generation

validate