• In order to work with Xilinx System Generator for DSP, clock and clock enable must be named as "clk" and "ce".

Posted: **Wed Mar 10, 2021 11:28 pm**

In order to work with Xilinx System Generator for DSP, clock and clock enable must be named as "clk" and "ce".

matlabhdlcoder