Signal Processing

New Topic

3049 topics

Page 103 of 122
- Jump to page:
Previous
1
…
101
102
103
104
105
…
122
Next

Topics

Replies

Views

Last post

Commented through block(s), , must not be connected as an input to DUT for HDL Testbench generation

Last post by mamorani « Wed Mar 10, 2021 7:18 pm

by mamorani » Wed Mar 10, 2021 7:18 pm

0 Replies

286 Views

Last post by mamorani
Wed Mar 10, 2021 7:18 pm
The ' block is commented through. HDL code generation is not supported for blocks that are commented through

Last post by mamorani « Wed Mar 10, 2021 7:18 pm

by mamorani » Wed Mar 10, 2021 7:18 pm

0 Replies

309 Views

Last post by mamorani
Wed Mar 10, 2021 7:18 pm
Bus output must be defined by a BusObject for HDL code generation

Last post by mamorani « Wed Mar 10, 2021 7:18 pm

by mamorani » Wed Mar 10, 2021 7:18 pm

0 Replies

293 Views

Last post by mamorani
Wed Mar 10, 2021 7:18 pm
Number of elements of BusObject ' in Subsystem should match with the number of elements of BusObject ' in the refere

Last post by mamorani « Wed Mar 10, 2021 7:17 pm

by mamorani » Wed Mar 10, 2021 7:17 pm

0 Replies

295 Views

Last post by mamorani
Wed Mar 10, 2021 7:17 pm
Generated model failed to compute block layout. The generated model is valid and can be used to generate a validation mo

Last post by mamorani « Wed Mar 10, 2021 7:17 pm

by mamorani » Wed Mar 10, 2021 7:17 pm

0 Replies

346 Views

Last post by mamorani
Wed Mar 10, 2021 7:17 pm
In order to generate HDL code for a DUT not in the top level of a model, the subsystem must be able to be treated as an

Last post by mamorani « Wed Mar 10, 2021 7:17 pm

by mamorani » Wed Mar 10, 2021 7:17 pm

0 Replies

351 Views

Last post by mamorani
Wed Mar 10, 2021 7:17 pm
Aggregate signals not supported: sltype : dimensions

Last post by mamorani « Wed Mar 10, 2021 7:16 pm

by mamorani » Wed Mar 10, 2021 7:16 pm

0 Replies

346 Views

Last post by mamorani
Wed Mar 10, 2021 7:16 pm
Generate HDL code from MATLAB code (hdlcoder)

Last post by mamorani « Wed Mar 10, 2021 7:15 pm

by mamorani » Wed Mar 10, 2021 7:15 pm

0 Replies

464 Views

Last post by mamorani
Wed Mar 10, 2021 7:15 pm
defHDLComp API needs a PV pair for the input and output argument. For each input or output, a name and signal type is re

Last post by mamorani « Wed Mar 10, 2021 7:14 pm

by mamorani » Wed Mar 10, 2021 7:14 pm

0 Replies

292 Views

Last post by mamorani
Wed Mar 10, 2021 7:14 pm
defHDLComp API needs a function handle or hdlbuiltinimpl.HDLDirectCodeGen for the HDL component argument.

Last post by mamorani « Wed Mar 10, 2021 7:14 pm

by mamorani » Wed Mar 10, 2021 7:14 pm

0 Replies

404 Views

Last post by mamorani
Wed Mar 10, 2021 7:14 pm
defHDLComp API needs a character vector for the HDL component name argument

Last post by mamorani « Wed Mar 10, 2021 7:13 pm

by mamorani » Wed Mar 10, 2021 7:13 pm

0 Replies

337 Views

Last post by mamorani
Wed Mar 10, 2021 7:13 pm
HDL Component Name is a required value for defHDLComp API

Last post by mamorani « Wed Mar 10, 2021 7:13 pm

by mamorani » Wed Mar 10, 2021 7:13 pm

0 Replies

295 Views

Last post by mamorani
Wed Mar 10, 2021 7:13 pm
Model references are present in the model. Ensure that the referenced models are loaded or are on the search path.

Last post by mamorani « Wed Mar 10, 2021 7:11 pm

by mamorani » Wed Mar 10, 2021 7:11 pm

0 Replies

286 Views

Last post by mamorani
Wed Mar 10, 2021 7:11 pm
License for ''HDL Verifier(TM)'' is not available or installation is incomplete.

Last post by mamorani « Wed Mar 10, 2021 7:11 pm

by mamorani » Wed Mar 10, 2021 7:11 pm

0 Replies

650 Views

Last post by mamorani
Wed Mar 10, 2021 7:11 pm
Cosimulation model generation is not supported for tunable parameters

Last post by mamorani « Wed Mar 10, 2021 7:10 pm

by mamorani » Wed Mar 10, 2021 7:10 pm

0 Replies

345 Views

Last post by mamorani
Wed Mar 10, 2021 7:10 pm
invalid sample time ( ) found on the cosimulation interface: at port

Last post by mamorani « Wed Mar 10, 2021 7:10 pm

by mamorani » Wed Mar 10, 2021 7:10 pm

0 Replies

500 Views

Last post by mamorani
Wed Mar 10, 2021 7:10 pm
Cosimulation model generation is not supported in Verilog in the presence of single/double types

Last post by mamorani « Wed Mar 10, 2021 7:09 pm

by mamorani » Wed Mar 10, 2021 7:09 pm

0 Replies

340 Views

Last post by mamorani
Wed Mar 10, 2021 7:09 pm
Failed to find source for port { ,number,integer} on '\nPlease create a fully connected subsystem when generating the c

Last post by mamorani « Wed Mar 10, 2021 7:07 pm

by mamorani » Wed Mar 10, 2021 7:07 pm

0 Replies

310 Views

Last post by mamorani
Wed Mar 10, 2021 7:07 pm
Generate clock module for FPGA family is not supported

Last post by mamorani « Wed Mar 10, 2021 7:06 pm

by mamorani » Wed Mar 10, 2021 7:06 pm

0 Replies

263 Views

Last post by mamorani
Wed Mar 10, 2021 7:06 pm
On board, when interface is used, the system clock frequency must be less or equal than 75MHz.

Last post by mamorani « Wed Mar 10, 2021 7:06 pm

by mamorani » Wed Mar 10, 2021 7:06 pm

0 Replies

284 Views

Last post by mamorani
Wed Mar 10, 2021 7:06 pm
Change FPGA system clock frequency is not supported for

Last post by mamorani « Wed Mar 10, 2021 7:05 pm

by mamorani » Wed Mar 10, 2021 7:05 pm

0 Replies

350 Views

Last post by mamorani
Wed Mar 10, 2021 7:05 pm
UThe system clock frequency on must be between 5MHz to 400MHz

Last post by mamorani « Wed Mar 10, 2021 7:05 pm

by mamorani » Wed Mar 10, 2021 7:05 pm

0 Replies

345 Views

Last post by mamorani
Wed Mar 10, 2021 7:05 pm
Unable to open the synthesis report file for writing

Last post by mamorani « Wed Mar 10, 2021 7:04 pm

by mamorani » Wed Mar 10, 2021 7:04 pm

0 Replies

318 Views

Last post by mamorani
Wed Mar 10, 2021 7:04 pm
Unable to match the starting point because it has been elaborated in Altera or it is inside a Stateflow or a MATLAB Func

Last post by mamorani « Wed Mar 10, 2021 7:03 pm

by mamorani » Wed Mar 10, 2021 7:03 pm

0 Replies

447 Views

Last post by mamorani
Wed Mar 10, 2021 7:03 pm
Nothing to be done. Consider setting showall to on

Last post by mamorani « Wed Mar 10, 2021 7:03 pm

by mamorani » Wed Mar 10, 2021 7:03 pm

0 Replies

328 Views

Last post by mamorani
Wed Mar 10, 2021 7:03 pm

New Topic

3049 topics

Page 103 of 122
- Jump to page:
Previous
1
…
101
102
103
104
105
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 1 guest

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum