Signal Processing

New Topic

3049 topics

Page 11 of 122
- Jump to page:
Previous
1
…
9
10
11
12
13
…
122
Next

Topics

Replies

Views

Last post

HDL code generation is not supported for multisection filters.

Last post by mamorani « Sun Mar 14, 2021 6:52 pm

by mamorani » Sun Mar 14, 2021 6:52 pm

0 Replies

417 Views

Last post by mamorani
Sun Mar 14, 2021 6:52 pm
A maximum of two output arguments are allowed for this filter to return folding factor and multipliers in order

Last post by mamorani « Sun Mar 14, 2021 6:52 pm

by mamorani » Sun Mar 14, 2021 6:52 pm

0 Replies

448 Views

Last post by mamorani
Sun Mar 14, 2021 6:52 pm
Generation of cosimulation model is not supported for system objects

Last post by mamorani « Sun Mar 14, 2021 6:45 pm

by mamorani » Sun Mar 14, 2021 6:45 pm

0 Replies

497 Views

Last post by mamorani
Sun Mar 14, 2021 6:45 pm
A decimation factor of 1 is not supported for HDL code generation; please use a non-multirate filter instead

Last post by mamorani « Sun Mar 14, 2021 6:42 pm

by mamorani » Sun Mar 14, 2021 6:42 pm

0 Replies

494 Views

Last post by mamorani
Sun Mar 14, 2021 6:42 pm
Only one CIC stage with variable rate is supported

Last post by mamorani « Sun Mar 14, 2021 6:41 pm

by mamorani » Sun Mar 14, 2021 6:41 pm

0 Replies

424 Views

Last post by mamorani
Sun Mar 14, 2021 6:41 pm
Unexpected type for ''FPGAWorkflowParameters'' found

Last post by mamorani « Sun Mar 14, 2021 6:38 pm

by mamorani » Sun Mar 14, 2021 6:38 pm

0 Replies

385 Views

Last post by mamorani
Sun Mar 14, 2021 6:38 pm
Workflow ''USRP2 filter customization'' is not supported for the specified filter object.

Last post by mamorani « Sun Mar 14, 2021 6:38 pm

by mamorani » Sun Mar 14, 2021 6:38 pm

0 Replies

420 Views

Last post by mamorani
Sun Mar 14, 2021 6:38 pm
Cannot enable FPGA workflow because HDL Verifier is not available.

Last post by mamorani « Sun Mar 14, 2021 6:37 pm

by mamorani » Sun Mar 14, 2021 6:37 pm

0 Replies

452 Views

Last post by mamorani
Sun Mar 14, 2021 6:37 pm
The HDL filter code must be generated before the test bench

Last post by mamorani « Sun Mar 14, 2021 6:37 pm

by mamorani » Sun Mar 14, 2021 6:37 pm

0 Replies

436 Views

Last post by mamorani
Sun Mar 14, 2021 6:37 pm
Invalid value for AccumulatorDataType property of system object

Last post by mamorani « Sun Mar 14, 2021 6:36 pm

by mamorani » Sun Mar 14, 2021 6:36 pm

0 Replies

450 Views

Last post by mamorani
Sun Mar 14, 2021 6:36 pm
Invalid SerialPartition for this filter. Elements of ''SerialPartition'' vector\nmust add up to the effective filter len

Last post by mamorani « Sun Mar 14, 2021 6:34 pm

by mamorani » Sun Mar 14, 2021 6:34 pm

0 Replies

475 Views

Last post by mamorani
Sun Mar 14, 2021 6:34 pm
You will get the same folding factor with fewer multipliers.\nFolding factor of will be obtained with just multiplier

Last post by mamorani « Sun Mar 14, 2021 6:34 pm

by mamorani » Sun Mar 14, 2021 6:34 pm

0 Replies

390 Views

Last post by mamorani
Sun Mar 14, 2021 6:34 pm
LUT Inputs must be less than 12 and maximum number of coefficients for this filter.\nUsing the maximum value of

Last post by mamorani « Sun Mar 14, 2021 6:32 pm

by mamorani » Sun Mar 14, 2021 6:32 pm

0 Replies

440 Views

Last post by mamorani
Sun Mar 14, 2021 6:32 pm
Value of ''LUTInputs'' must be a positive integer <= 12 and maximum number of coefficients for this filter.

Last post by mamorani « Sun Mar 14, 2021 6:32 pm

by mamorani » Sun Mar 14, 2021 6:32 pm

0 Replies

453 Views

Last post by mamorani
Sun Mar 14, 2021 6:32 pm
You must pass both properties as input arguments in order to have the output arguments

Last post by mamorani « Sun Mar 14, 2021 6:31 pm

by mamorani » Sun Mar 14, 2021 6:31 pm

0 Replies

419 Views

Last post by mamorani
Sun Mar 14, 2021 6:31 pm
Distributed Arithmetic (DA) architecture is only applicable to fixed point filters.

Last post by mamorani « Sun Mar 14, 2021 6:30 pm

by mamorani » Sun Mar 14, 2021 6:30 pm

0 Replies

460 Views

Last post by mamorani
Sun Mar 14, 2021 6:30 pm
Wrong Implementation inferred for one of the cascade stages. Only parallel,serial and distributed arithmetic are support

Last post by mamorani « Sun Mar 14, 2021 6:29 pm

by mamorani » Sun Mar 14, 2021 6:29 pm

0 Replies

428 Views

Last post by mamorani
Sun Mar 14, 2021 6:29 pm
Internal Error: Unsupported filter type for new style testbench generation

Last post by mamorani « Sun Mar 14, 2021 6:28 pm

by mamorani » Sun Mar 14, 2021 6:28 pm

0 Replies

451 Views

Last post by mamorani
Sun Mar 14, 2021 6:28 pm
Ignoring value for ''CoeffMultipliers'' property. It must be set to ''multiplier'' for Distributed Arithmetic implementa

Last post by mamorani « Sun Mar 14, 2021 6:26 pm

by mamorani » Sun Mar 14, 2021 6:26 pm

0 Replies

438 Views

Last post by mamorani
Sun Mar 14, 2021 6:26 pm
Ignoring value for ''AddInputRegisters''. It must be set ''on'' for Distributed Arithmetic implementation

Last post by mamorani « Sun Mar 14, 2021 6:25 pm

by mamorani » Sun Mar 14, 2021 6:25 pm

0 Replies

437 Views

Last post by mamorani
Sun Mar 14, 2021 6:25 pm
Structure fir has symmetric coefficients, consider converting to structure symmetricfir for reduced area

Last post by mamorani « Sun Mar 14, 2021 6:24 pm

by mamorani » Sun Mar 14, 2021 6:24 pm

0 Replies

458 Views

Last post by mamorani
Sun Mar 14, 2021 6:24 pm
Ignoring value for ''AddOutputRegisters'' property. It must be set ''on'' for Serial implementations for ''df1sos'' and

Last post by mamorani « Sun Mar 14, 2021 6:23 pm

by mamorani » Sun Mar 14, 2021 6:23 pm

0 Replies

416 Views

Last post by mamorani
Sun Mar 14, 2021 6:23 pm
The specified type of adder for the final FIR summation, was not recognized

Last post by mamorani « Sun Mar 14, 2021 6:23 pm

by mamorani » Sun Mar 14, 2021 6:23 pm

0 Replies

423 Views

Last post by mamorani
Sun Mar 14, 2021 6:23 pm
Ignoring value for ''CoeffMultipliers'' property. It must be set to ''multiplier'' for Processor Interface

Last post by mamorani « Sun Mar 14, 2021 6:23 pm

by mamorani » Sun Mar 14, 2021 6:23 pm

0 Replies

465 Views

Last post by mamorani
Sun Mar 14, 2021 6:23 pm
The lengths of specified vectors for FracDelay and Input do not match

Last post by mamorani « Sun Mar 14, 2021 6:21 pm

by mamorani » Sun Mar 14, 2021 6:21 pm

0 Replies

422 Views

Last post by mamorani
Sun Mar 14, 2021 6:21 pm

New Topic

3049 topics

Page 11 of 122
- Jump to page:
Previous
1
…
9
10
11
12
13
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 12 guests

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum