Signal Processing

New Topic

3049 topics

Page 74 of 122
- Jump to page:
Previous
1
…
72
73
74
75
76
…
122
Next

Topics

Replies

Views

Last post

HDL Code generation is not supported for a black box with bus element ports in it

Last post by mamorani « Fri Mar 12, 2021 11:33 am

by mamorani » Fri Mar 12, 2021 11:33 am

0 Replies

282 Views

Last post by mamorani
Fri Mar 12, 2021 11:33 am
Bias block with bus input is not supported for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 11:33 am

by mamorani » Fri Mar 12, 2021 11:33 am

0 Replies

278 Views

Last post by mamorani
Fri Mar 12, 2021 11:33 am
HDL block property ''EntityName'' for Black Box Subsystem is set to an invalid value

Last post by mamorani « Fri Mar 12, 2021 11:32 am

by mamorani » Fri Mar 12, 2021 11:32 am

0 Replies

259 Views

Last post by mamorani
Fri Mar 12, 2021 11:32 am
A Black Box Subsystem architecture does not support Enable, Trigger, or Reset ports

Last post by mamorani « Fri Mar 12, 2021 11:32 am

by mamorani » Fri Mar 12, 2021 11:32 am

0 Replies

282 Views

Last post by mamorani
Fri Mar 12, 2021 11:32 am
HDL BlackBox subsystem has incompatible port information while sharing the same EntityName with other BlackBox subsyste

Last post by mamorani « Fri Mar 12, 2021 11:32 am

by mamorani » Fri Mar 12, 2021 11:32 am

0 Replies

279 Views

Last post by mamorani
Fri Mar 12, 2021 11:32 am
Assertion blocks with Architecture set to Assertion in the mode can trigger unexpected RTL simulation failures due to i

Last post by mamorani « Fri Mar 12, 2021 11:31 am

by mamorani » Fri Mar 12, 2021 11:31 am

0 Replies

319 Views

Last post by mamorani
Fri Mar 12, 2021 11:31 am
Array of buses is not supported for the '' block for HDL Code generation

Last post by mamorani « Fri Mar 12, 2021 11:31 am

by mamorani » Fri Mar 12, 2021 11:31 am

0 Replies

304 Views

Last post by mamorani
Fri Mar 12, 2021 11:31 am
HDL Coder does not support a bus that contains array of buses. To generate HDL code, use a Bus Selector block to extract

Last post by mamorani « Fri Mar 12, 2021 11:31 am

by mamorani » Fri Mar 12, 2021 11:31 am

0 Replies

300 Views

Last post by mamorani
Fri Mar 12, 2021 11:31 am
Array of buses is not supported with two dimensional indexing by port. Change the number of output dimensions to one or

Last post by mamorani « Fri Mar 12, 2021 11:30 am

by mamorani » Fri Mar 12, 2021 11:30 am

0 Replies

329 Views

Last post by mamorani
Fri Mar 12, 2021 11:30 am
Annotation in the model contains one or more non-ASCII characters. Non-ASCII characters in generated HDL code may inte

Last post by mamorani « Fri Mar 12, 2021 11:30 am

by mamorani » Fri Mar 12, 2021 11:30 am

0 Replies

270 Views

Last post by mamorani
Fri Mar 12, 2021 11:30 am
The AlteraBlackBox parameter will be removed in a future release. Use an Altera DSPBA Subsystem to integrate with Altera

Last post by mamorani « Fri Mar 12, 2021 11:29 am

by mamorani » Fri Mar 12, 2021 11:29 am

0 Replies

296 Views

Last post by mamorani
Fri Mar 12, 2021 11:29 am
Sum block with tree implementation requires ''Accumulator data type'' as ''Inherit: Inherit via internal rule

Last post by mamorani « Fri Mar 12, 2021 11:29 am

by mamorani » Fri Mar 12, 2021 11:29 am

0 Replies

283 Views

Last post by mamorani
Fri Mar 12, 2021 11:29 am
All input ports must have same sample time.

Last post by mamorani « Fri Mar 12, 2021 11:28 am

by mamorani » Fri Mar 12, 2021 11:28 am

0 Replies

287 Views

Last post by mamorani
Fri Mar 12, 2021 11:28 am
Found unsupported bit width of data type at input port . All input and output ports must have data type of 16-bit wid

Last post by mamorani « Fri Mar 12, 2021 11:27 am

by mamorani » Fri Mar 12, 2021 11:27 am

0 Replies

328 Views

Last post by mamorani
Fri Mar 12, 2021 11:27 am
Generate HDL Testbench for selected system

Last post by mamorani « Fri Mar 12, 2021 11:27 am

by mamorani » Fri Mar 12, 2021 11:27 am

0 Replies

276 Views

Last post by mamorani
Fri Mar 12, 2021 11:27 am
Trace selected block to the generated code

Last post by mamorani « Fri Mar 12, 2021 11:26 am

by mamorani » Fri Mar 12, 2021 11:26 am

0 Replies

288 Views

Last post by mamorani
Fri Mar 12, 2021 11:26 am
Check compatibility of selected system with HDL Code generation

Last post by mamorani « Fri Mar 12, 2021 11:25 am

by mamorani » Fri Mar 12, 2021 11:25 am

0 Replies

273 Views

Last post by mamorani
Fri Mar 12, 2021 11:25 am
Run HDL Coder checks in the Model Advisor on selected system

Last post by mamorani « Fri Mar 12, 2021 11:25 am

by mamorani » Fri Mar 12, 2021 11:25 am

0 Replies

259 Views

Last post by mamorani
Fri Mar 12, 2021 11:25 am
Stateflow Messages are not supported for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 11:24 am

by mamorani » Fri Mar 12, 2021 11:24 am

0 Replies

293 Views

Last post by mamorani
Fri Mar 12, 2021 11:24 am
Charts, MATLAB Function blocks, and Truth Tables only support hdl code generation if all inputs/outputs have a single ra

Last post by mamorani « Fri Mar 12, 2021 11:24 am

by mamorani » Fri Mar 12, 2021 11:24 am

0 Replies

353 Views

Last post by mamorani
Fri Mar 12, 2021 11:24 am
Tried to parse a cell array of implementation parameters with an odd number of elements; dropping last element

Last post by mamorani « Fri Mar 12, 2021 11:23 am

by mamorani » Fri Mar 12, 2021 11:23 am

0 Replies

271 Views

Last post by mamorani
Fri Mar 12, 2021 11:23 am
Non-unique property name in implementation parameters.

Last post by mamorani « Fri Mar 12, 2021 11:23 am

by mamorani » Fri Mar 12, 2021 11:23 am

0 Replies

283 Views

Last post by mamorani
Fri Mar 12, 2021 11:23 am
Bad property name in implementation parameters

Last post by mamorani « Fri Mar 12, 2021 11:22 am

by mamorani » Fri Mar 12, 2021 11:22 am

0 Replies

277 Views

Last post by mamorani
Fri Mar 12, 2021 11:22 am
All ports of a Stateflow chart with an input event must have the same sample rate for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 11:22 am

by mamorani » Fri Mar 12, 2021 11:22 am

0 Replies

338 Views

Last post by mamorani
Fri Mar 12, 2021 11:22 am
Testpoint flags that are specified for states in a Stateflow Chart are ignored for HDL code generation.

Last post by mamorani « Fri Mar 12, 2021 11:22 am

by mamorani » Fri Mar 12, 2021 11:22 am

0 Replies

242 Views

Last post by mamorani
Fri Mar 12, 2021 11:22 am

New Topic

3049 topics

Page 74 of 122
- Jump to page:
Previous
1
…
72
73
74
75
76
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 1 guest

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum