Signal Processing

New Topic

3049 topics

Page 70 of 122
- Jump to page:
Previous
1
…
68
69
70
71
72
…
122
Next

Topics

Replies

Views

Last post

Both input and output types for block should be of the same floating-point type for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 1:35 pm

by mamorani » Fri Mar 12, 2021 1:35 pm

0 Replies

159 Views

Last post by mamorani
Fri Mar 12, 2021 1:35 pm
HitCross direction mode ''either'' is not supported for HDL code generation.

Last post by mamorani « Fri Mar 12, 2021 1:33 pm

by mamorani » Fri Mar 12, 2021 1:33 pm

0 Replies

154 Views

Last post by mamorani
Fri Mar 12, 2021 1:33 pm
Expected block to have only a single rate but more than one was found.

Last post by mamorani « Fri Mar 12, 2021 1:32 pm

by mamorani » Fri Mar 12, 2021 1:32 pm

0 Replies

141 Views

Last post by mamorani
Fri Mar 12, 2021 1:32 pm
The For Iterator Subsystem must have at least one input or output port to continue HDL code generation

Last post by mamorani « Fri Mar 12, 2021 1:31 pm

by mamorani » Fri Mar 12, 2021 1:31 pm

0 Replies

153 Views

Last post by mamorani
Fri Mar 12, 2021 1:31 pm
The ''Set next i (iteration variable) externally'' check box on the For Iterator block must be cleared to continue HDL

Last post by mamorani « Fri Mar 12, 2021 1:30 pm

by mamorani » Fri Mar 12, 2021 1:30 pm

0 Replies

177 Views

Last post by mamorani
Fri Mar 12, 2021 1:30 pm
The For Iterator Subsystem block, , cannot be used as a DUT for HDL code generation. To generate code for this block, p

Last post by mamorani « Fri Mar 12, 2021 1:30 pm

by mamorani » Fri Mar 12, 2021 1:30 pm

0 Replies

152 Views

Last post by mamorani
Fri Mar 12, 2021 1:30 pm
Mask Parameter Partitioning option in the For Each Subsystem block, is not supported for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 1:29 pm

by mamorani » Fri Mar 12, 2021 1:29 pm

0 Replies

213 Views

Last post by mamorani
Fri Mar 12, 2021 1:29 pm
The For Each Subsystem block, ' cannot be used as a DUT for HDL code generation. To generate code for this block, place

Last post by mamorani « Fri Mar 12, 2021 1:28 pm

by mamorani » Fri Mar 12, 2021 1:28 pm

0 Replies

155 Views

Last post by mamorani
Fri Mar 12, 2021 1:28 pm
A decimation factor of 1 is not supported for HDL code generation; please use a non-multirate filter instead

Last post by mamorani « Fri Mar 12, 2021 1:28 pm

by mamorani » Fri Mar 12, 2021 1:28 pm

0 Replies

151 Views

Last post by mamorani
Fri Mar 12, 2021 1:28 pm
All sample times for the FIFO block must be discrete.\nContinuous sample time is not allowed

Last post by mamorani « Fri Mar 12, 2021 1:26 pm

by mamorani » Fri Mar 12, 2021 1:26 pm

0 Replies

171 Views

Last post by mamorani
Fri Mar 12, 2021 1:26 pm
HDL FIFO control inputs ''Pop'' and ''Push'' must be Boolean or Ufix1

Last post by mamorani « Fri Mar 12, 2021 1:26 pm

by mamorani » Fri Mar 12, 2021 1:26 pm

0 Replies

147 Views

Last post by mamorani
Fri Mar 12, 2021 1:26 pm
The HDL FIFO ''In'' and ''Push'' inputs sample times have to be times of the 'Pop' input sample time

Last post by mamorani « Fri Mar 12, 2021 1:25 pm

by mamorani » Fri Mar 12, 2021 1:25 pm

0 Replies

198 Views

Last post by mamorani
Fri Mar 12, 2021 1:25 pm
HDL FIFO supports floating point data input only when native floating-point mode is enabled

Last post by mamorani « Fri Mar 12, 2021 1:24 pm

by mamorani » Fri Mar 12, 2021 1:24 pm

0 Replies

181 Views

Last post by mamorani
Fri Mar 12, 2021 1:24 pm
Valid external reset modes are ''none'', ''level'', ''rising'', and ''falling'' for HDL code generation.

Last post by mamorani « Fri Mar 12, 2021 1:24 pm

by mamorani » Fri Mar 12, 2021 1:24 pm

0 Replies

206 Views

Last post by mamorani
Fri Mar 12, 2021 1:24 pm
External initial conditions are not supported for HDL code generation.

Last post by mamorani « Fri Mar 12, 2021 1:24 pm

by mamorani » Fri Mar 12, 2021 1:24 pm

0 Replies

203 Views

Last post by mamorani
Fri Mar 12, 2021 1:24 pm
Invalid model name ' for '. Simulink model name must follow MATLAB variable naming standard. For more information, type

Last post by mamorani « Fri Mar 12, 2021 1:23 pm

by mamorani » Fri Mar 12, 2021 1:23 pm

0 Replies

185 Views

Last post by mamorani
Fri Mar 12, 2021 1:23 pm
When the external reset is ''rising'' or ''falling'', the initial condition setting must be set to ''State'

Last post by mamorani « Fri Mar 12, 2021 1:23 pm

by mamorani » Fri Mar 12, 2021 1:23 pm

0 Replies

226 Views

Last post by mamorani
Fri Mar 12, 2021 1:23 pm
The top design unit selected for HDL code generation may not be inside a triggered subsystem

Last post by mamorani « Fri Mar 12, 2021 1:22 pm

by mamorani » Fri Mar 12, 2021 1:22 pm

0 Replies

182 Views

Last post by mamorani
Fri Mar 12, 2021 1:22 pm
Write access on either or both ports A and B to the same memory address is not supported due to undefined result in the

Last post by mamorani « Fri Mar 12, 2021 1:22 pm

by mamorani » Fri Mar 12, 2021 1:22 pm

0 Replies

191 Views

Last post by mamorani
Fri Mar 12, 2021 1:22 pm
The address ports of each ports bank are driven by the same signal. Possibility of undefined result in the synthesized R

Last post by mamorani « Fri Mar 12, 2021 1:22 pm

by mamorani » Fri Mar 12, 2021 1:22 pm

0 Replies

173 Views

Last post by mamorani
Fri Mar 12, 2021 1:22 pm
All ' ports of Dual-rate Dual-port RAM block must have same rate.

Last post by mamorani « Fri Mar 12, 2021 1:22 pm

by mamorani » Fri Mar 12, 2021 1:22 pm

0 Replies

194 Views

Last post by mamorani
Fri Mar 12, 2021 1:22 pm
The Dual Rate Dual Port RAM block does not support mixed real-value and complex inputs.

Last post by mamorani « Fri Mar 12, 2021 1:21 pm

by mamorani » Fri Mar 12, 2021 1:21 pm

0 Replies

204 Views

Last post by mamorani
Fri Mar 12, 2021 1:21 pm
The Dual Rate Dual Port RAM block does not support mixed real-value and complex inputs.

Last post by mamorani « Fri Mar 12, 2021 1:21 pm

by mamorani » Fri Mar 12, 2021 1:21 pm

0 Replies

179 Views

Last post by mamorani
Fri Mar 12, 2021 1:21 pm
Inputs to block have mixed vector orientation. To continue code generation, use a Math Function block ''transpose'' ope

Last post by mamorani « Fri Mar 12, 2021 1:21 pm

by mamorani » Fri Mar 12, 2021 1:21 pm

0 Replies

204 Views

Last post by mamorani
Fri Mar 12, 2021 1:21 pm
Input 1 to block is complex with unsigned data type. To generate HDL code, if Input 1 to a Dot Product block is comple

Last post by mamorani « Fri Mar 12, 2021 1:20 pm

by mamorani » Fri Mar 12, 2021 1:20 pm

0 Replies

200 Views

Last post by mamorani
Fri Mar 12, 2021 1:20 pm

New Topic

3049 topics

Page 70 of 122
- Jump to page:
Previous
1
…
68
69
70
71
72
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 12 guests

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum