Signal Processing

New Topic

3049 topics

Page 66 of 122
- Jump to page:
Previous
1
…
64
65
66
67
68
…
122
Next

Topics

Replies

Views

Last post

Unable to map Reciprocal block to Xilinx LogiCORE IP. Consider using Native Floating Point mode instead

Last post by mamorani « Fri Mar 12, 2021 2:59 pm

by mamorani » Fri Mar 12, 2021 2:59 pm

0 Replies

267 Views

Last post by mamorani
Fri Mar 12, 2021 2:59 pm
Reciprocal Newton implementation does not allow Constant(Inf) input sample time.

Last post by mamorani « Fri Mar 12, 2021 2:58 pm

by mamorani » Fri Mar 12, 2021 2:58 pm

0 Replies

223 Views

Last post by mamorani
Fri Mar 12, 2021 2:58 pm
Mixed data type of inputs to complex function is not supported

Last post by mamorani « Fri Mar 12, 2021 2:58 pm

by mamorani » Fri Mar 12, 2021 2:58 pm

0 Replies

280 Views

Last post by mamorani
Fri Mar 12, 2021 2:58 pm
Dimensions of inputs to complex function must be same.

Last post by mamorani « Fri Mar 12, 2021 2:58 pm

by mamorani » Fri Mar 12, 2021 2:58 pm

0 Replies

319 Views

Last post by mamorani
Fri Mar 12, 2021 2:58 pm
Protected model cannot be created for a model '' having ''Allow clock rate pipelining of DUT output ports'' setting ena

Last post by mamorani « Fri Mar 12, 2021 2:57 pm

by mamorani » Fri Mar 12, 2021 2:57 pm

0 Replies

254 Views

Last post by mamorani
Fri Mar 12, 2021 2:57 pm
Protected model cannot be created for a model '' having ''Allow clock rate pipelining of DUT output ports'' setting ena

Last post by mamorani « Fri Mar 12, 2021 2:56 pm

by mamorani » Fri Mar 12, 2021 2:56 pm

0 Replies

294 Views

Last post by mamorani
Fri Mar 12, 2021 2:56 pm
Protected model was not created for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 2:55 pm

by mamorani » Fri Mar 12, 2021 2:55 pm

0 Replies

238 Views

Last post by mamorani
Fri Mar 12, 2021 2:55 pm
HDL Coder configuration parameter is set to in protected model This does not compatible with the value set in to

Last post by mamorani « Fri Mar 12, 2021 2:54 pm

by mamorani » Fri Mar 12, 2021 2:54 pm

0 Replies

251 Views

Last post by mamorani
Fri Mar 12, 2021 2:54 pm
Sample time mismatch. Port ' of Protected model reference ' is driven by a signal of sample time '. Please drive this po

Last post by mamorani « Fri Mar 12, 2021 2:54 pm

by mamorani » Fri Mar 12, 2021 2:54 pm

0 Replies

246 Views

Last post by mamorani
Fri Mar 12, 2021 2:54 pm
HDL Coder floating point configuration setting of the top model and a protected model does not match.

Last post by mamorani « Fri Mar 12, 2021 2:53 pm

by mamorani » Fri Mar 12, 2021 2:53 pm

0 Replies

250 Views

Last post by mamorani
Fri Mar 12, 2021 2:53 pm
In order to protect a model for HDL Code generation, the Solver configuration parameter 'FixedStep'' should be set to ''

Last post by mamorani « Fri Mar 12, 2021 2:53 pm

by mamorani » Fri Mar 12, 2021 2:53 pm

0 Replies

260 Views

Last post by mamorani
Fri Mar 12, 2021 2:53 pm
HDL Coder configuration parameter is set to value ' ' in protected model references. This does not match with the valu

Last post by mamorani « Fri Mar 12, 2021 2:52 pm

by mamorani » Fri Mar 12, 2021 2:52 pm

0 Replies

395 Views

Last post by mamorani
Fri Mar 12, 2021 2:52 pm
Unsupported HDL Architecture setting for protected Model bloc Please change the HDL Architecture of the block to ''Mode

Last post by mamorani « Fri Mar 12, 2021 2:52 pm

by mamorani » Fri Mar 12, 2021 2:52 pm

0 Replies

305 Views

Last post by mamorani
Fri Mar 12, 2021 2:52 pm
The tree implementation of the Product block does not support the divide operation

Last post by mamorani « Fri Mar 12, 2021 2:51 pm

by mamorani » Fri Mar 12, 2021 2:51 pm

0 Replies

222 Views

Last post by mamorani
Fri Mar 12, 2021 2:51 pm
The cascade implementation of the Product block does not support the divide operation

Last post by mamorani « Fri Mar 12, 2021 2:51 pm

by mamorani » Fri Mar 12, 2021 2:51 pm

0 Replies

269 Views

Last post by mamorani
Fri Mar 12, 2021 2:51 pm
The Data Source parameter specified for the Prelookup block must be set to ''Dialog'' for HDL Code generation. Breakpoin

Last post by mamorani « Fri Mar 12, 2021 2:51 pm

by mamorani » Fri Mar 12, 2021 2:51 pm

0 Replies

248 Views

Last post by mamorani
Fri Mar 12, 2021 2:51 pm
Prelookup block has a port '' of enumerated type, which is not supported for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 2:51 pm

by mamorani » Fri Mar 12, 2021 2:51 pm

0 Replies

246 Views

Last post by mamorani
Fri Mar 12, 2021 2:51 pm
CORDIC approximation not supported for block in native floating-point mode

Last post by mamorani « Fri Mar 12, 2021 2:50 pm

by mamorani » Fri Mar 12, 2021 2:50 pm

0 Replies

228 Views

Last post by mamorani
Fri Mar 12, 2021 2:50 pm
A subsystem DUT for HDL code generation may not have a For Each Subsystem, as a parent

Last post by mamorani « Fri Mar 12, 2021 2:49 pm

by mamorani » Fri Mar 12, 2021 2:49 pm

0 Replies

227 Views

Last post by mamorani
Fri Mar 12, 2021 2:49 pm
The code generation subsystem has non-default HDL block property setting for . This is not supported for HDL code gener

Last post by mamorani « Fri Mar 12, 2021 2:48 pm

by mamorani » Fri Mar 12, 2021 2:48 pm

0 Replies

229 Views

Last post by mamorani
Fri Mar 12, 2021 2:48 pm
Valid external reset modes are ''none'' or ''level'' for HDL code generation.

Last post by mamorani « Fri Mar 12, 2021 2:47 pm

by mamorani » Fri Mar 12, 2021 2:47 pm

0 Replies

246 Views

Last post by mamorani
Fri Mar 12, 2021 2:47 pm
External reset of the filter and integrator is not supported for HDL Code generation. Only supported setting is none

Last post by mamorani « Fri Mar 12, 2021 2:47 pm

by mamorani » Fri Mar 12, 2021 2:47 pm

0 Replies

233 Views

Last post by mamorani
Fri Mar 12, 2021 2:47 pm
Supported mode for Filter method in Discrete-time settings is Forward Euler. Backward Euler and Trapezoidal are not supp

Last post by mamorani « Fri Mar 12, 2021 2:46 pm

by mamorani » Fri Mar 12, 2021 2:46 pm

0 Replies

272 Views

Last post by mamorani
Fri Mar 12, 2021 2:46 pm
Use filtered derivative setting of Discrete PID Controller block must be enabled for HDL code generation

Last post by mamorani « Fri Mar 12, 2021 2:45 pm

by mamorani » Fri Mar 12, 2021 2:45 pm

0 Replies

227 Views

Last post by mamorani
Fri Mar 12, 2021 2:45 pm
External source of Initial conditions for filer and integrator is not supported for HDL Code generation.

Last post by mamorani « Fri Mar 12, 2021 2:45 pm

by mamorani » Fri Mar 12, 2021 2:45 pm

0 Replies

246 Views

Last post by mamorani
Fri Mar 12, 2021 2:45 pm

New Topic

3049 topics

Page 66 of 122
- Jump to page:
Previous
1
…
64
65
66
67
68
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 1 guest

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum