Initial HDL and simulation outputs will mismatch when ResetType is ''none''. Use the ''IgnoreDataChecking'' flag while generating the testbench to avoid comparisons till the shift registers are filled up.

validateBlock