Generate VHDL/Verilog code from the selected subsystem, generate simulation model, cosimulation block and traceability files


hdldialog