Allows AXI4 slave input readback and output pipelining register insertion for the number of ports
Posted: Sun Mar 14, 2021 4:20 pm
Allows AXI4 slave input readback and output pipelining register insertion for the number of ports
hdldialog
hdldialog