A mismatch in sample time between the original and generated model was detected on port " This may cause some mismatches in the generated testbench. Place a unit gain block just before the output port to fix this.
GenerateSVDPITestbench