The reference design contains an IP cache repository. Setting "Enable IP Caching" to "false" may result in slower synt
Posted: Sat Mar 13, 2021 9:38 pm
The reference design contains an IP cache repository. Setting "Enable IP Caching" to "false" may result in slower synthesis times
workflow
workflow