Using interface with Ready port unassigned is not supported when "Minimize clock enables" is in effect, or when top-level HDL code contains clock port but does not contain clock enable port.
workflow
Using interface with Ready port unassigned is not supported when "Minimize clock enables" is in effect, or when top-leve
Who is online
Users browsing this forum: No registered users and 1 guest
