Switching Processor/FPGA synchronization mode to causes incompatible interface assignment on following ports. The interface setting on these ports are reset to default value.\n


workflow