The HDL Coder setting "Minimize clock enables" is set to "on". This might cause mismatch in the generated FPGA-in-the-Loop test bench. To avoid such simulation mismatches

workflow