• Number of Gateway blocks and Simulink I/O ports in the top-level Xilinx subsystem must be the same.

Posted: **Fri Mar 12, 2021 8:07 pm**

Number of Gateway blocks and Simulink I/O ports in the top-level Xilinx subsystem must be the same.

validate